Process refinements to improve the performance of FinFETs are described. Hydrogen annealing is shown to provide high surface quality on etched fin sidewalls for improved drive current and noise performance. Appropriate V, is achieved in lightly doped p-channel FinFETs using Molybdenum (MO) as the gate-electrode material for the first time. Multiple values of V, are achieved via gate. work function engineering by selective implantation of Mo.
Introduction
The FinFET offers the superior scalability of a doublegate .MOSFET structure together with a process flow and layout similar to that of the conventional MOSFET. Hence, it has been investigated recently by several groups 11-31, In order for a CMOS FinFET technology to provide maximum performance benefit over hulk-Si CMOS technology, various issues must be resolved. These include the formation of Si fins with high surface quality for high carrier mobilities, and the development of a tunable-work-function gate technology for threshold-voltage (V,) control.
In this work, the effect of hydrogen annealing after fin patterning on device performance is studied. During the anneal in a pure hydrogen ambient, the surface (YS. bulk) silicon migration rate is enhanced 141. Thus, line edge roughness caused by lithography and sidewall surface roughness caused by reactive-ion etching are reduced.
Ideally, the FinFET body should be lightly doped in order to achieve high carrier mobility for high transistor drive current, as well as immunity to dopant-fluctuation-induced variations in V,. A major technological challenge, then, is V, adjustment by gate work-function engineering. The required range of gate work functions for a filly-depleted CMOS FinFET technology is 4.4-5.OV [ 5 ] , which precludes poly-Si as a gate material. Molybdenum (MO) has a high work function (-8V), which makes it suitable as a gate material for p-channel FinFETs. It has been reported that nitrogen implantation into MO films followed by thermal annealing can be used to controllably lower the MO gate work function to values as low as 4.4V 161, to make it suitable for n-channel FinFET application as well. In this work, MO gate technology is applied for the first time to p-channel FinFETs. The capability to achieve multiple V, values (for highperformance vs. low-power applications) by selective highdose nitrogen implantation is demonstrated.
Device Fabrication and Characterization In this work, FinFETs were fabricated with either in-situdoped poly-Si or MO capped with in-situ-doped poly-Si as the gate material, using a process similar to that described in [I] and 171. The Si fins (with (110) surface orientation) were patterned by lithography and reactive-ion etch (RIE) processes, resulting in sidewall roughness (line-edge roughness) from the lithography and damage from the ME.
A. Hydrogen annealing study
Pure hydrogen annealing was performed on selected samples after the fin etch, before the sacrificial oxidation step, in an ASM Epsilon I1 single-wafer Epitaxial Reactor at 1 atm pressure and 900°C for 5 min. Poly-Si test structures were used to determine the optimal annealing temperature. After the hydrogen anneal, the surface roughness was verified to be significantly improved (Fig. 1) due to the high surface Si migration rate, Poly-Si-gated hydrogen-annealed FinFETs show higher on-state current and lower off-state current, as well as lower IV,l due to reduced trap density (Fig. 2) . The electron mobility is more sensitive to surface roughness than the hole mobility, because the inversion-charge centroid for electrons is closer to the Si-Si02 interface than for holes [7] . Thus, at high gate voltages, the NMOS drive current is degraded more severely (29% vs. 19%) by surface roughness than the PMOS drive current (Fig. 3) .
The mobility degradation due to surface roughness can be derived as follows. When the interface in a region of the channel is shifted by A from its average position, the average potential seen by the inversion-layer charge is changed by 6V = E<,#, where E& is the average transverse electric field 181. The scattering rate is proportional to the square of the perturbing potential, according to Fermi's Golden Rule. Thus, mobility degradation due to surface roughness scattering is represented by psR a (E6 A).', where A is the root-meansquare value of surface roughness 191. 
IEDM
To investigate the quality of the Si-SiOz interface, lowfrequency noise was measured over the range from 1 Hz to 10 kHz with a BTA 9812B standard noise analyzer at room temperature. Output drain current noise (SI) was normalized by the transconductance (g,) to obtain the equivalent gate voltage noise Svc = SI / gm'. Fig. 4 and Fig. 5 show that hydrogen annealing provides for lower Svc in both NMOS and PMOS devices, respectively. At low current levels (weak inversion regime) the noise characteristic is flat, and is attributed to carrier-number fluctuations due to traps at the Si-Si02 interface. At high current levels (strong inversion regime) the noise increases quadratically, and is attributed to mobility fluctuations. The noise level and dependence on the drain current are comparable and similar for the poly-Si-gated hydrogen-annealed FinFETs as for bulk-Si MOSFETs [I 11 . Therefore, the hydrogen annealing process is effective for achieving high-surface-quality fins.
Relatively high PMOS and low NMOS drive currents for FinFETs as compared to bulk-Si MOSFETs have been reported [I] . This is expected because of the anisotropy of carrier mobilities in silicon [12] . It is known that hole mobility is enhanced, while electron mobility is degraded, for a (110) surface as compared to a (100) surface in Si. The field-effect mobilities for holes and electrons were extracted from FinFET CE-V, and Ids-VEs measurements, and are plotted in Fig. 6 and Fig. 7 , respectively. The hole mobility surpasses the universal mobility curve for (100) bulk-Si PMOSFETs (Fig. 6 ) . However, the electron mobility is lower than the universal curve for (100) bulk-Si NMOSFETs (Fig.  7) . These results are expected, and are consistent with the previous report of FinFET g, dependence on crystal orientation [2].
B. Molybdenum gate technology demonstration
In order to demonstrate the capability for a multiple-V, technology, Mo-gated PMOS FinFETs were fabricated as follows. After gate oxidation, 40 nm of MO was sputter deposited at 200°C using a DC-magnetron system (IO' Torr base pressure). The MO was then capped with 45 nm of insitu doped (n-type) poly-Si, deposited by LPCVD. The purpose of the poly-Si was to prevent oxidation of MO during the subsequent removal of photoresist (used to selectively mask the nitrogen implant) in an oxygen plasma. The poly-Si also helped to reduce ion channeling during the nitrogen implantation. 20 keV 'k' was selectively implanted at a tilt angle (60') on both sides of the Si fms, as shown in Fig. 8 (gate layer not shown, for clarity). The nitrogen dose was split to 5 . 0~1 0~~ cm-' and 1 . 0~1 0 '~ cm.'. Afterwards, an additional 0.6 vm of in-situ doped poly-Si was deposited, and the gate was planarized by CMP (Fig. 9) . Fig. IO is a scanning electron micrograph which shows that the MO was successfully etched (in a Clz + 0' plasma, with 70:l etch selectivity to SiOz) without any residue or stringers. Gatesidewall spacers were then formed and source/drain ion implantation was performed. The implanted dopants (boron) were activated by RTA at 900°C for 1 min. This anneal also served to diffuse the imlplanted nitrogen to the Mo-SiOl interface, to effect a change in the gate work function. Device fabrication was completed with a 30-min. forming gas anneal at 4OO0C. Note that hydrogen annealing was not employed for the devices in this demonstration. Nitrogen-implanted Mo-gated devices exhibit a V, which is shifted in the negative direction, with IAV,] increasing with implant dosage (Fig. 14) . This V, shift is also observed in CE-VE measurements made on a multiple-fin device (Fig. 15) . It should be noted that no special post-nitrogen-implant annealing step was performed in this study, and that larger V, shifts can be attained by adding such a step, as well as by using higher implant doses [ 6 ] . These would be needed in order to achieve the low gate work function values required for NMOS devices. Fig. 16 shows the output characteristics of a Mo-gated PMOS FinFET. The drain current was found to be limited by parasitic series resistance for this initial study.
(Neither raised-sourceidrain nor silicidation processes were used.)
Summary
Process refinements to improve the performance of FinFETs are described. Hydrogen annealing is shown to provide high surface quality on etched fin sidewalls for improved drive current and noise performance. Appropriate V, is achieved in lightly doped, high-mobility p-channel FinFETs using MO as the gate-electrode material, for the first time. The work function of MO can be engineered by selective implantation of nitrogen, to attain multiple values of V, (e.g. for high-performance vs. low-power applications) on a single chip. This technique can be used to achieve the low gate work function needed for n-channel FinFETs, so that MO is an attractive candidate for single-metal, dual-work-function gate technology for CMOS FinFETs. Lg=5Opn, Wfin=16nm, and 18 fms of raised S D process and metallization large transistors. The gate work function were used in this experiment. Due to the is changed by nitrogen implantation high parasitic series resistance, drive (ZOkeV, ~x l O l s c m~~, 60°, both sides) current is not high. and AV, is 0.3V.
